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Memory and storage systems are a fundamental system
performance, energy, and reliability bottleneck in modern
systems [8, 9, 10, 32, 35, 36]. This bottleneck is becoming in-
creasingly severe due to (1) the very limited latency reduc-
tions in memory and storage devices over the last several
years; (2) aggressive manufacturing process technology scal-
ing and other techniques to improve memory density, such
as multi-level cell technology, which increase the storage
capacity of these devices, but introduce more raw bit er-
rors and increase manufacturing process variation; (3) lim-
ited pin counts in chip packages, which prevent system de-
signers from adding more and/or wider buses to increase
bandwidth; (4) overwhelmingly data-intensive applications,
which require high-bandwidth access to very large amounts
of data; and (5) the increasing fraction of overall system en-
ergy consumed by memory systems and data movement. To
make matters worse, it is becoming increasingly difficult to
continue scaling these devices to smaller process technology
nodes, and even though alternative emerging memory and
storage technologies can potentially alleviate some of the
shortcomings of existing memory and storage technologies,
they also introduce new shortcomings that were previously
absent. Therefore, there is a pressing need to comprehen-
sively understand and mitigate these bottlenecks in both ex-
isting and emerging memory and storage systems and tech-
nologies.
This issue features extended summaries and retrospec-
tives of some of the recent research done by our research
group, SAFARI [40, 46], on (1) various critical problems in
memory systems and (2) how memory system bottlenecks
affect graphics processing unit (GPU) systems. As more ap-
plications share a single system, operations from each ap-
plication can contend with each other at various shared
components within the system. If left unmitigated, such
contention can undermine many of the benefits of paral-
lelism, by slowing down each application or thread of exe-
cution [31,33,34,35,36]. The compound effect of contention,
high memory latency and access overheads, as well as in-
efficient management of resources, greatly degrades perfor-
mance, quality-of-service (QoS), and energy efficiency. The
ten works featured in this issue study several aspects of
(1) inter-application interference in multicore systems, het-
erogeneous systems, and GPUs; (2) the growing overheads
and expenses associatedwith growingmemory densities and
latencies; and (3) performance, programmability, and porta-
bility issues in modern GPUs, especially those related to
memory system resources.
These works rely on real system characterizations and
simulation to develop a rigorous understanding of the inter-
ference and bottlenecks, and to provide solutions. Our anal-
yses have shown key scaling and performance bottlenecks,
proposed new solutions, and have inspired the research com-
munity to develop further investigations (e.g., on interfer-
ence and fairness in main memory [48, 49, 51, 53], subarray-
level parallelism [12, 19], low-cost memory reliability [28],
hybrid memory management [26, 29, 30, 39, 60]). In order to
aid future research, we have released our flexible and exten-
sible memory system simulator, Ramulator, as open-source
software [21, 45], and have released open-source simulators
that accurately model memory interference in multicore sys-
tems [41, 43] and memory resource bottlenecks in GPU sys-
tems [42, 44].
In eachwork that is featured in this issue, based on our rig-
orous studies and analyses, we propose novel solutions that
mitigate many of these problems. We examine GPUs as a
special example because they enable massively parallel pro-
cessing on a single chip and, as a result, are limited greatly
by the bottlenecks in the memory system. For each of the
works presented in this special issue, its corresponding arti-
cle examines the work’s significance in the context of mod-
ern computer systems, and discusses several new research
questions and directions that each work motivates.
We start with three of our works that manage interfer-
ence and contention in main memory. When multiple ap-
plications (or multiple threads of one or more applications)
concurrently issue memory requests, these requests often
contend with each other in the main memory system, in-
creasing the average memory access latency and reducing
per-application or per-thread parallelism. This contention
becomes especially problematic when a highly-memory-
intensive application issues many more requests than other
applications, causing requests from the other applications to
unfairlywait for very long times as thememory system takes
time to service all of the requests from the highly-memory-
intensive application. To mitigate the interference that each
application induces on the other applications, memory sys-
tems must adopt new mechanisms to regulate the available
memory bandwidth among all applications and/or reduce
the amount of memory-level contention. Doing so can en-
able systems that are higher performance, more predictable,
and more energy efficient at the same time. The first three
works featured in this issue enable newmechanisms to more
efficientlymanage interference and contention inmainmem-
ory.
The first paper in the issue [50] describes Memory
Interference-induced Slowdown Estimation (MISE), which
originally appeared in HPCA 2013 [51]. This work (1) de-
velops a model called MISE, which predicts the impact of in-
terference in DRAM on the overall system performance; and
(2) uses this model to design new memory schedulers that
improve fairness and QoS among concurrently-executing ap-
plications. The work finds that various MISE-based memory
schedulers can (1) provide predictable performance to desig-
nated applications and (2) significantly improve the overall
system throughput.
The second paper in the issue [4] describes Staged Mem-
ory Scheduling, which originally appeared in ISCA 2012 [5].
This work analyzes the high impact of interference between
the CPU and GPU in a heterogeneous system (e.g., a system-
on-chip), showing that the GPU can overwhelm CPU perfor-
mance and sometimes vice versa. Based on this finding, the
work develops a new memory controller that provides fair
memory access for both CPU and GPU applications, improv-
ing the performance of CPU applications without affecting
the throughput of GPU applications.
The third paper in the issue [18] describes Subarray-
Level Parallelism (SALP), which originally appeared in ISCA
2012 [19]. This work exploits the subarrays (i.e., sub-
banking) in DRAM architectures to greatly increase the
amount of memory parallelism available to applications.
SALP proposes three new mechanisms to expose the subar-
rays to the memory controller at low cost, improving row
locality and reducing the number of high-latency bank con-
flicts that occur when multiple requests access the same
memory bank. The reduced bank conflicts and the im-
proved row locality significantly improve overall system per-
formance and reduce energy consumption.
Next, we look at several of our works that address the
growing overheads and expenses associated with growing
main memory densities and latencies. As systems execute
more applications in parallel, and as applications process
larger amounts of data, DRAMmanufacturers have relied on
aggressive technology scaling to increase the density of each
DRAM device. Unfortunately, such scaling has introduced a
number of key challenges [32,35,36], which we methodically
address in the next four works.
Our fourth paper in the issue [11] describes DSARP, which
originally appeared in HPCA 2014 [12]. This work explores
how increasing memory density will cause DRAM refresh
operations to become a bigger performance bottleneck, pre-
venting the DRAM from effectively servicing outstanding
memory requests with low latency. The work proposes new
memory controller policies that almost completely eliminate
the performance overhead of DRAM refresh by performing
refresh operations in the background via low-cost changes
to the DRAM architecture and the memory controller.
Our fifth paper in the issue [16] describes ChargeCache,
which originally appeared in HPCA 2016 [17]. This work
finds that many applications must reopen memory rows
soon after they are closed because of interference (i.e., bank
conflicts), incurring a high access latency. ChargeCache is
a new mechanism that takes advantage of the high charge
held within a recently-closed row to reduce the access la-
tency to such a row when it is accessed again soon in the
future. The work shows that ChargeCache significantly im-
proves the overall system performance and energy consump-
tion.
Our sixth paper in the issue [27] describes heterogeneous-
reliability memory (HRM), which originally appeared in
DSN 2014 [28]. This work demonstrates on real machines
that many data center applications can tolerate errors in
large regions of their memory address spaces without affect-
ing correctness. The work uses this observation to lower
the cost of memory subsystems for data centers, by intro-
ducing a new memory system framework, HRM, where the
memory system consists of different modules with differ-
ent types and amounts of error correction/detection capa-
bilities. By employing many DRAM modules without error
correction and intelligently mapping error-tolerant memory
regions to these modules and error-vulnerable memory re-
gions to DRAM modules with error correction, HRM signif-
icantly reduces the cost of a data center system, while still
providing high overall reliability and availability.
Our seventh paper in the issue [59] describes row buffer
locality aware (RBLA) caching, which originally appeared in
ICCD 2012 [60]. This work proposes a new technique to
manage data placement in hybrid memory systems, which
combine conventional DRAM with emerging memory tech-
nologies to provide the benefits of both in a scalable yet cost-
effective manner. Exploiting the key observation that row
buffer hits are of the same cost in both DRAM and emerging
memory technologies, RBLA avoids migrating data from the
emerging memory to conventional DRAM (and vice versa)
when the migration would not yield a significant benefit,
thereby preserving the precious DRAM space for data that
really benefits from the low access latency of DRAM arrays.
The work shows that RBLA improves both system perfor-
mance and energy consumption as a result.
Finally, we examine how to manage memory resources
within GPUs. For many general-purpose GPU (GPGPU) ap-
plications, programmers are responsible for explicitly man-
aging all memory resources, including registers, by specify-
ing in programs how much each application should get of
each resource. Our solutions automatically manage these re-
sources in both hardware and software, and sometimes coop-
eratively between the hardware and software, transparently
to the programmer. The solutions lift the burden of resource
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management from the programmer, and improve the perfor-
mance and efficiency of GPGPU applications.
Our eighth paper in the issue [54] describes Zorua, which
originally appeared in MICRO 2016 [55]. Current GPU sys-
tems require programmers to discover and explicitly spec-
ify the quantities of each resource that are assigned to a
thread, in order to avoid significant performance penalties.
This work proposes a new resource virtualization mecha-
nism for GPGPU applications, called Zorua, which can as-
sign resources to each thread dynamically at runtime based
on the thread’s needs and the available resources in the
GPU, with only annotations provided by the compiler. With
its effective resource virtualization, Zorua improves (1) pro-
grammability, by removing the existing burden on program-
mers to tune the thread resource allocation; (2) portability, by
removing the need to retune the resource allocationwhen an
application tuned for one GPU architecture is executed on a
different GPU architecture; and (3) performance, by ensur-
ing the careful allocation and oversubscription of resources
to best utilize the hardware.
Our ninth paper in the issue [6] describes Memory Di-
vergence Correction (MeDiC), which originally appeared in
PACT 2015 [7], This work finds that different warps (i.e.,
groups of threads that execute in lockstep) exhibit differ-
ent levels of memory divergence, where some, but not all,
threads stall on long-latency memory accesses, which pre-
vents forward progress for all threads in the warp. MeDiC
consists of three new mechanisms that work together to op-
timize cache and memory resource management in a GPU,
based on the divergence behavior of the warps belonging to
an application. These three mechanisms provide significant
performance improvements for GPGPU applications.
Our tenth paper in the issue [1] describes Mosaic, which
originally appeared in MICRO 2017 [2]. In contemporary
GPUs, limited resources for memory virtualization can cause
a single operation (e.g., an address translation that misses
in the GPU’s translation lookaside buffer) to often stall hun-
dreds of threads for long latencies, leading to significant un-
derutilization of the GPU. The memory virtualization bottle-
neck can be alleviated by changing the page size, but a ma-
jor hurdle to this is the key trade-off between two costly op-
erations: demand paging (which benefits from small page
sizes) and address translation (which benefits from large
page sizes). This work proposes a new hardware mechanism
that takes advantage of GPGPU memory access patterns to
enable the efficient support of multiple page sizes transpar-
ently to the programmer. By efficiently supporting multiple
page sizes, Mosaic alleviates the high contention for mem-
ory virtualization resources, which in turn significantly im-
proves the performance of GPGPU applications.
Throughout all of these works, we (1) identify various
points of interference, contention, and resource bottlenecks
in memory systems and GPUs; and (2) appropriately mod-
ify the systems to mitigate these issues at low cost and low
overhead. These works improve the performance, fairness,
energy consumption, and/or programmability of a system,
and often improve scalability as more applications execute
concurrently on the system. Even though the works pre-
sented are described in the context of DRAM, the dominant
memory technology of today, we believe many of the basic
ideas and concepts can be applied or adapted to emerging
memory technologies [29], e.g., phase-change memory [23,
24, 25, 38, 57, 58, 61], STT-MRAM [15, 22, 37], and memris-
tors/RRAM [14, 47, 56]. We hope that the works featured in
this special issue inspire readers to explore other sources of
interference, contention, performance, and programmability
issues in modern systems, and to develop new solutions that
can enable fair, high-performance, energy-efficient systems
for the future.
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